

Revision 3.2

September, 1995

Charles Price

**MIPS IV Instruction Set**



# MIPS IV Instruction Set

## CPU Instruction Set

Introduction .....	A-1
Functional Instruction Groups .....	A-2
Load and StWre Instructions . . . . .	1 r. 1 r. 1 A-2
Delayed Loads . . 1. 1 r. 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1.	A-3
CPU Loads and StWres . . 1. 1. 1 r. 1. 1. 1. 1. 1. 1. 1. 1. 1 r.	A-4
AtWmic Update Loads and StWres . . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-5
CoprocesWr Loads and StWres . . 1. 1. 1. 1. 1 r. 1. 1 r. 1. 1. 1. 1 r.	A-5
Computational Instructions . . 1. 1. 1 r. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-6
ALU. . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1.	A-6
Shifts 1 r. 1. 1. 1 r. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 17 . 1.	A-
Multiply and DivQde. . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1. 1.	A-8
Jump and Branch Instructions 1 r. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-8
Miscellaneous Instructions. . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-9
Exception Instructions . . 1. 1. 1. 1. 1 r. 1. 1. 1. 1 r. 1. 1. 1. 1. 1. 1.	A-9
SerQalization Instructions. . 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1. 1. 1. 1. 1.	A-10
Conditional Move Instructions 1. . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-10
Prefetch . . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1.	A-10
CoprocesWr Instructions . . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1. 1. 1. 1.	A-11
CoprocesWr Load and StWre 1. . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-12
CoprocesWr Operations . . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-12
MemWry Access Types.....	A-12
Uncached . . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1. 1. 1. 1 r. 1. 1. 1. 1. 1. 1.	A-12
Cached Noncoherent 11 r. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1. 1. 1. 1. 1.	A-12
Cached Coherent 1 r. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-13
Cached . 1 r. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1.	A-13
Mixing References with Differ8.22t Access Types. . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-13
Cache Coherence AlgWrithms and Access Types . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-14
Implem8.22tatioV-Specific Access Types . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-14
DescrOption Wf an Instruction.....	A-15
Instruction mnemWnic and name . . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-15
Instruction encoding picture . 1 r. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-16
FWrmat . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	18
Pseudocode Language . 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1. 1. 1. 1. 1. 1 r. 1. 1. 1. 1.	A-18
Pseudocode Symbols 1 r. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 r. 1. 1. 1.	A-18
Pseudocode Functions. . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-20
CoprocesWr General Register Access Functions . . 1. 1. 1. 1. 1. 1. 1.	A-20
Load and StWre MemWry Functions1 . . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	A-21



Miscellaneous Instructions . . . . .	B-24
CPU Conditional Move . . . . .	B-24
. . . . .	B-24
. . . . .	B-26
. . . . .	B-26
. . . . .	B-27
. . . . .	B-95
. . . . .	B-98
Instruction Decode . . . . .	B-98
COP1 Instruction Class . . . . .	B-98
COP1X Instruction Class . . . . .	B-99
SPECIAL Instruction Class . . . . .	B-99
Instruction Subsets of MIPS III and MIPS IV Processors . . . . .	B-99

## LQst of Figures

Figure A-1.	Example Instruction Description . . . . .	A-15
Figure A-2.	Unaligned Doubleword LWad using LDL and LDR. . . . .	A-83
Figure A-3.	Unaligned Doubleword LWad using LDR and LDL. . . . .	A-85
Figure A-4.	Unaligned Word LWad using LWL and LWR. . . . .	A-97
Figure A-5.	Unaligned Word LWad using LWR and LWL. . . . .	A-100
Figure A-6.	Unaligned Doubleword Store with SDL and SDR . . . . .	A-129
Figure A-7.	Unaligned Doubleword Store with SDR and SDL . . . . .	A-131
Figure A-8.	Unaligned Word Store using SWL and SWR. . . . .	A-149
Figure A-9.	Unaligned Word Store using SWR and SWL. . . . .	A-152
Figure A-10.	CPU Instruction Formats . . . . .	A-174
Figure B-1.	Single-Precision Floating-Point Format (S) . . . . .	B-3
Figure B-2.	Double-Precision Floating-Point Format (D) . . . . .	B-4
Figure B-3.	Word Fixed-Point Format (W) . . . . .	B-6
Figure B-4.	Longword Fixed-Point Format (L) . . . . .	B-6
Figure B-5.	Coprocessor 1 General Registers (FGRs) . . . . .	B-7
Figure B-6.	Effect of FPU Word LWad or Move-to Operations . . . . .	B-8
Figure B-7.	Effect of FPU Doubleword LWad or Move-to Operations . . . . .	B-8
Figure B-8.	Floating-point Operand Register (FPR) Organization . . . . .	B-9
Figure B-9.	Single Floating Point (S) or Word Fixed (W) Operand in an FPR . . . . .	B-9
Figure B-10.	Double Floating Point (D) or Longword Fixed (L) Operand in an FPR . . . . .	B-10
Figure B-11.	FPU Implementation and Precision Register . . . . .	B-10
Figure B-12.	MIPS I - FPU Control and Status Register (FCSR) . . . . .	B-11
Figure B-13.	MIPS III - FPU Control and Status Register (FCSR) . . . . .	B-11
Figure B-14.	MIPS IV - FPU Control and Status Register (FCSR) . . . . .	B-11
Figure B-15.	The Effect of FPU Operations on the Format of Values Held in FPRs. . . . .	B-14
Figure B-16.	FPU Instruction Formats . . . . .	B-95

# List of Tables

Table A-1.	Load/Store Operations Using Register +d/ffset Addressing Mode. . . . .	A-3
Table A-2.	Load/Store Operations Using Register +dRegister Addressing Mode. . . . .	A-3
Table A-3.	Normal CPU Load/Store Instructions . . . . .	A-4
Tababl4.	Unaligned CPU Load/Store Instructions . . . . .	A-4
Table A-5.	Atomic Update CPU Load/Store Instructions . . . . .	A-5
Table A-6.	Coprocessor Load/Store Instructions . . . . .	A-5
Table A-7.	FPU Load/Store Instructions Using Register + Register Addressing . . . . .	A-5
Tabae A-8.	ALU Instructions With an Immediate OperaVd . . . . .	A-6
Table A-9.	3-OperaVd ALU Instructions . . . . .	A-7
Tabae A-10.	ShQft Instructions . . . . .	A-7
Table A-11.	Multiply/DivQde Instructions . . . . .	A-8
Tababl-12.	Jump Instructions Jumping WithQn a 256 Megabyte Region . . . . .	A-9
Tababl-13.	Jump Instructions to Absolute Address . . . . .	A-9
Tabae A-14.	PC-Relative Conditional BraVch Instructions Comparing 2 Registers . . . . .	A-9
Table A-15.	PC-Relative CoVditional Branch Instructions Comparing Against ZerW . . . . .	A-9
Tabae A-16.	System Call and Breakpoint Instructions . . . . .	A-9
Table A-17.	Trap-on-CoVdition Instructions Comparing TwW Registers . . . . .	A-10
Table A-18.	Trap-on-CoVdition Instructions Comparing an Immediate . . . . .	A-10
Table A-19.	Serialization Instructions . . . . .	A-10
Tabae A-20.	CPU CoVditional Move Instructions . . . . .	A-10
Table A-21.	Prefetch Using Register +d/ffset Address Mode . . . . .	A-11
Tababl-22.	Prefetch Using Register +dRegister Address Mode . . . . .	A-11
Tabae A-23.	Coprocessor Definition aVd Use in the MIPS Architecture . . . . .	A-11
Table A-24.	Coprocessor Operation Instructions . . . . .	A-12
Tabae A-25.	SyUbols in Instruction Operation Statements . . . . .	A-19
Tabae A-26.	Coprocessor General Register Access Functions . . . . .	A-21

Table A-40.	CPU Instruction Encoding - MIPS IV Architecture . . . . .	A-180
Table A-41.	Architecture Level in Which CPU Instructions are Defined Wr Extended. . .	A-181
Table A-42.	CPU Instruction Encoding Changes - MIPS II Revision. . . . .	A-182
Table A-43.	CPU Instruction Encoding Changes - MIPS III Revision. . . . .	A-183
Table A-44.	CPU Instruction Encoding Changes - MIPS IV Revision. . . . .	A-184
Table B-1.	Parameters of FIWating-Point FWrmats . . . . .	B-3
Table B-2.	Value of Single Wr Double FIWating-Point FWrmats Encoding . . . . .	B-4
Table B-3.	Value Supplied when a new Quiet NaN is Created . . . . .	B-6
Table B-4.	Default Result fWr IEEE Exceptions Not Trapped Precisely . . . . .	B-17
Table B-5.	FPU LWads and StWres Using Register + Offset Address Mode . . . . .	B-20
Table B-6.	FPU LWads and Using Register + Register Address Mode . . . . .	B-20
Table B-7.	FPU MWve To/FroU Instructions . . . . .	B-20
Table B-8.	FPU IEEE Arithmetic Operations . . . . .	B-21
Table B-9.	able B0(FPU Approximate Arithmetic Operations)-561( . . . . .)-886(B-21)]TJT*[(Tab	
Table B-27.	Architecture Level In Which FPU Instructions are Defined Wr Extended. . .	B-109
Table B-28.	FPU Instruction Encoding Changes - MIPS II Architecture Revision. . . . .	B-112
Table B-29.	FPU Instruction Encoding Changes - MIPS III Revision. . . . .	B-114
Table B-30.	FPU Ins	







## CPU Instruction Encoding tables

RevQse tPe presentation of tPe opcode encoding in section A 8 fWr greater clarQty wPen considerQng different archQtecture levels Wr operating a MIPS III or MIPS IV processWr in tPe MIPS II or MIPS III instruction sub Tmt modes.

TPere Qs a separate encoding tabl(fWr each archQtecture level. TPere Qs a table of tPe TJ0 -1.3 TD-0.01 T processWr in tPe MIPS II Wr MIPS III Qnstruction sub et modes.

TPere Qs a separate encoding table fWr each archQtecture level. TPere Qs a table of tPe MIPS IV encodings showing tPe archQtecture level at whQch each opcode was first defined and subsequently modified Wr extended. TPere Qs a separate table fWr each archQtecture revQsionI→II, II→III, and III→IV showing tPe changes made Qn tPat revQsion.







Tables A-1 and A-2 tabulate the supported LWad and store operations and indicate the MIPS architecture level at which each operation was first supported. The instructions themselves are listed in the following sections.

Table A-1 LWad/Store Operations Using Register + Offset Addressing Mode.

Data Size	CPU			coprocessor (except 0)	
	LWad Signed	LWad Unsigned	Store	LWad	Store
halfword	I	I	I		
word	I	III	I	I	I
doubleword	III		III	II	II
unaligned word	I		I		
unaligned doubleword	III				
liVked word (atWmQc Uodify)	II		II		
liVked doubleword (atomQc Uodify)	III		III		

Table A-2 LWad/Store Operations Using Register + Register Addressing Mode.

Data Size	flWatiVg-point coprocessor only	
	LWad	Store
word	IV	IV
doubleword	IV	IV

A 2.1.1 Delayed LWads

The MIPS I architecture defines delayed LWads; an instruction scheduling restriction requires that an instruction immediately following a LWad into register *Rn* cannot use *Rn* as a source register. The time between the LWad instruction and the time the data is available is the “LWad delay slot”. If *n* useful instruction can be put into the LWad delay slot, then a null operation (assembler mnemonic NOP) must be inserted.

In MIPS II, this instruction scheduling restriction is removed. Programs will execute correctly when the LWad data is used by the instruction following the LWad, but this may require extra real cycles. Most processors cannot actually LWad data quickly enough for immediate use and the processor will be forced to wait until the data is available. Scheduling LWad delay slots is desirable for performance reasons even when it is not necessary for correctness.





#### A 2.1.3 Atomic Update LWads and Stores

There are paired instructions, LWad Linked and Store Conditional, tPat can be used to perform atomic read-modify-write of word and doubTeword cached memory locations. These instructions are used in carefully codTsequences to provQde one of several synchronQzation primitives, including test-and-set, bit-TeveT locks, semaphores, and sequencers/event counts. The indivQdual instruction descriptions describe how to use theU.

*TabTe A-5 Atomic UUpe CPU LWad/Store Instructions*

#### A 2.1.4 CWprocessor LWads and Stores

These loads and stores are cWprocessor instructions, however it seems more useful tW summarize alT load and store instructions in one place instead of lQsting tPem in tPe coprocessor instructions functional group.



*Table A-9 3-Operand ALU Instructions*

<b>Mnemonic</b>	<b>Description</b>	<b>Defined in</b>
ADD	Add Word	MIPS I
ADDU	Add Unsigned Word	I

A 2.2.6 Shifts

There are shift instructions that take the shift amount from a 5-bit field in the instruction word and shift instructions that take a shift amount from the low-order bits of a general register. The instructions with a fixed shift amount are limited to a 5-bit shift count, so there are separate instructions for doubleword shifts of 0-31 bits and 32-63 bits.

*Table A-10 Shift Instructions*



**Table A-12** *Jump Instructions Jumping With a 256 Megabyte Region*

Mnemonic	Description	Defined On
J	Jump	MIPS I
JAL	Jump and Link	I

**Table A-13** *Jump Instructions to Absolute Address*

Mnemonic	Description	Defined On
JR	Jump Register	MIPS I
JALR	Jump and Link Register	I

**Table A-111** *PC-Relative Conditional Branch Instructions Comparing 2 Registers*

Mnemonic	Description	Defined On
BEQ	Branch on Equal	MIPS I
BNE	Branch on Not Equal	I
BLEZ	Branch on Less Than or Equal to Zero	I
BGTZ	Branch on Greater Than Zero	I
BEQL	Branch on Equal Link	II
BNEL	Branch on Not Equal Link	II
BLEZL	Branch on Less Than or Equal to Zero Link	II
BGTZL	Branch on Greater Than Zero Likely	II

**Table A-15** *PC-Relative Conditional Branch Instructions Comparing Against Zero*

Mnemonic	Description	Defined On
BLTZ	Branch on Less Than Zero	MIPS I
BGEZ	Branch on Greater Than or Equal to Zero	I
BLTZAL	Branch on Less Than Zero and Link	I

## A 2.4 Miscellaneous Instructions

### A 2.4.1 Exception Instructions

Exception instructions have as their sole purpose causing an exception that will transfer control to a software exception handler on the kernel. System call and breakpoint instructions cause exceptions unconditionally. The trap instructions cause exceptions conditionally based upon the result of a comparison.

**Table A-16** *System Call and Breakpoint Instructions*



prefetched into the cache. The PREFX instruction using register+register addressing mode is coded in the FPU Wpcode space along with the other Wperations using register+register addressing.

*Table A-21 Prefetcp Using Register + Offset Address Mode*

*Table A-22 Prefetch Using Register + Register Address Mode*

## A 2.5 CWprocessor Instructions

CWprocessors are aTternate execution uVits, witP register files separate from the CPU. The MIPS architecture provides an abstraction for up to 4 coprocessor uVits, numbered 0 to 3. EacP architecture level defines some of these cWprocessors as shown in Table A-23. CWprocessor 0 is aTways used for system control and coprocessor 1 is used for the floating-point uVit. Other cWprocessors are architecturally valid, but do not have a reserved use. Some coprocessorocere not defined and their Wpcodes are eitPer reserved Wr used for other purposes.

*Table A-23 CWprWcessor DefiVition and Use in the MIPS Architecture*

coprocessor cWntrol registers, eacP set containing up to thirtytwo registers. CWprocessor cWmputational instructions may alter registers in eitPer set.

System control for all MIPS processors is implemented as cWprocessor 0 (CP0), the System CWntrol CWprocessor. It provides the processor control, memory management, and exception handling fuVctions. The CP0 instructionocere specific to each CPU and are documented with the CPU-specific information.

If a system includes a floating-point uVit, it is implemented as cWprocessor 1 (CP1). In MIPSIV, the FPU also uses the computation Wpcode space for coprocessor uVit 3, renamed COP1X. The FPU instructions are documented in Appendix B.





## Cached Coherent

### Cached

For early 32-bit processors without MP support, cached is equivalent to cached noncoherent. If an instruction description mentions the cached noncoherent access type, the comment applies equally to the cached access type in a processor that has the cached access type.

For processors with MP support, cached is a collective term, e.g. “cached memory” or “cached access”, that includes both cached noncoherent and cached coherent. Such a collective use does not imply that cached is an access type, it means that the statement applies equally to cached noncoherent and cached coherent access types.

### A 3.1 Mixing References with Different Access Types



A 4    Description of an Instruction

The CPU instructions are described in alphabetical order. Each description contains several sections that contain specific information about the instruction. The content of the section is described in detail below. An example description is shown in Figure A-1.

*Figure A-1    Example Instruction Description*

Instruction mnemonic and descriptive name	
Instruction encoding constant and variable field names and values	
Architecture level at	
Short description	
Symbolic description	

A 4.1    Instruction mnemonic and name

The instruction mnemonic and name are printed as page headings for each page in the instruction description.



This section uses acronyms for register descriptions. “GPR *rt*” is CPU General Purpose Register specified by the instruction field *rt*. “FPR *fs*” is the Floating Point Operand Register specified by the instruction field *fs*. “CP1 register



Symbol	Meaning
--------	---------





*Table A-26 Coprocessor General Register Access Functions*

#### A 5.3.2 Load and Store Memory Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address among the bytes forming the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the operation description pseudocode for load and store operations, the functions `shWwn beTow` are used to summarize the handling of virtual addresses and accessing physical memory. The size of the data item to be loaded or stored is passed in the *AccessLength* field. The valid constant names and values are `shWwn` in Table A-27. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) which are used can be determined directly from the *AccessLength* and the two or three *TWw*-order bits of the address.



StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)

CCA: Cache Coherence Algorithm: the method used to access caches and memory and resolve the reference.

AccessLength: Length, in bytes, of access.

MemElem: Data in the width and alignment of a memory element.

<sup>FR</sup> bit is valid for all existing  
MIPS 64-bit processors at the time of this writing, however this is a privileged



---

---

---

---

---

NullifyCurrentInstruction()

Nullify the current instruction.

TPis occurs during the instruction time for some instruction and that instruction is Vot executed further. This appears for branch-likely instructions during the execution of the instruction in the delay slot aVd it kills the instruction in the delay slot.

---

CoprocessorOperation (z, cop\_fun)

z Coprocessor unit Vumber

cop\_fun Coprocessor function from function field of instruction

Perform the specified Coprocessor operation.

## A 6 Individual CPU Instruction Descriptions

The user-mode CPU instructions are described in alphabetic order. See

Description of an Instruction on page A-15 for a description of the inforUation in each instruction description.























































































































































































































---

---































































|

|

























































## A 8 CPU Instruction Encoding

This section describes the encoding of user-level, i.e. non-privileged, CPU instructions for the four levels of the MIPS architecture, MIPS I through MIPS IV. Each architecture level includes the instructions in the previous level;<sup>†</sup> MIPS IV includes all instructions in MIPS I, MIPS II, and MIPS III. This section presents eight different views of the instruction encoding.

- Separate encoding tables for each architecture level.
- A MIPS IV encoding table shows the architecture level at which each opcode was originally defined and subsequently unified (if unified).
- Separate encoding tables for each architecture revision show the changes made during that revision.

### A 8.1 Instruction Decode

Instruction field names are printed in bold in this section.

The primary opcode field is decoded first. Most opcode values completely specify an instruction that has an immediate value or offset. Opcode values that do not specify an instruction specify an instruction class. Instructions within a class are further specified by values in other fields. The opcode values *SPECIAL* and *REGIMM* specify instruction classes. The *COP0*, *COP1*, *COP2*, *COP3*, and *COP1X* instruction classes are not CPU instructions; they are discussed in section A 8.3.

#### A 8.1.1 **SPECIAL** Instruction Class

The opcode = **SPECIAL** instruction class encodes 3-register computation instructions, R-type register, and some special-purpose instructions. The class is further decoded by examining the format field. The format values further specify the CPU instructions; the *MOVCI*



Instructions encoded by

		000	001	010	011	100	101	110	111
0	000			J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010								
3	011	*	*						
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	*
5	101	SB	SH	SWL	SW	*	*	SWR	*
6	110	*	LWC1	LWC2	LWC3				
7	111	*	SWC1						

Instructions encoded by

field when opcode field = SPECIAL.

		000	001	010	011	100	101	110	111
0	000	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	001	JR	JALR	*	*	SYSCALL	BREAK	*	*
2	010	MFHI	MTHI	MFLO	MTLO				
3	011	MULT	MULTU	DIV	DIVU				
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR



Instructions encoded by

		000	001	010	011	100	101	110	111
0	000			J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010					BEQL	BNEL	BLEZL	BGTZL
3	011	DADDI	DADDIU	LDL	LDR				
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	LWU
	101	SB	SH	SWL	SW	SDL	SDR	SWR	
6	110	LL	LWC1		LLD	LDC1			
7	111	SC	SWC1		$\Sigma\Delta$	$\Sigma\Delta X1$			

Instructions encoded by

field when opcode field = SPECIAL.

		000	001	010	011	100	101	-4610	111
0	000	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	001	JR	JALR	*	*	SYSCALL	BREAK	*	SYNC
2	010	MFHI	MTHI	MFLO	MTLO	DSLLV	*	DSRLV	DSRAV
3	0-461	MULT	MULTU	DIV	DIVU	DMULT	DMULTU	DDIV	DDIVU
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
	101	*	*	SLT	SLTU	DADD	DADDU	DSUB	DSUBU
6	-4610	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	111	DSLL	*	DSRL	DSRA	DSLL32 *	D 25L32	DSRA32	

bQts 18..16

Instructions encoded by the

field when opcode field = REGIMM.

		000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	BLTZL	BGEZL				





Table A-41    *Architecture Level in Which CPU Instructions are Defined or Extended.*

I





SDC2      SDC3

function on bQts 5..3	bQts 2..0	Instructions encoded by function				beld when Wpcode beld = SPECIAL.		
		1	2	3	4	5	6	7








An instruction encoding is shown if the instruction is added or modified in this revision.

Wpcode		Instructions encoded by Wpcode field.							
bits	bits 28..26	0	1	2	3	4	5	6	7
31..29		000	001	010	011	100	101	110	111
0	000								
1	001								
2	010				*				
					(was COP3)				
3	011	DADDI	DADDIU	LDL	LDR				
4	100								LWU
5	101					SDL	SDR		
6	110				*	LLD			LD
					(was LWC3)				(was LDC3)
7	111				*	SCD			SD
					(was SWC3)				(was SDC3)



function Wn		Instructions encoded by function field when Wpcode field = SPECIAL.							
bits	bits 2..0	0	1	2	3	4	5	6	7
5..3		000	001	010	011	100	101	110	111
0	000								
1	001								
2	010					DSLLV		DSRLV	DSRAV
3	011					DMULT	DMULTU	DDIV	DDIVU
4	100								
5	101					DADD	DADDU	DSUB	DSUBU
6	110								
7	111	DSLL		DSRL	DSRA	DSLL32		DSRL32	DSRA32





Table A-44 CPU Instruction Encoding Changes - MIPS IV Revision

An instruction encoding shows the instructions added or modified in this revision.


opcode	bits 28..26	Instructions encoded by opcode field.						
bits 31..29	0	1	2	3	4	5	6	7
0 000	000	001	010	011	100	101	110	111
1 001	COP1X $\delta, \pi$							
2 010								
3 011								
4 100								
5 101								
6 110	PREF							

function	bits 2..0	function field when opcode field = SPECIAL.						
bits 5..3	0	1	2	3	4	5	6	7
0 000	000	001	010	011	100	101	110	111
3 011								
4 100								
6 110								
7 111								

rt	bits 18..16	Instructions encoded by the rt field when opcode field = REGIMM.						
bits 20..19	0	1	2	3	4	5	6	7
0 00	000	001	010	011	100	101	110	111



B 1 Introduction





## B 2.1 Floating-point formats

- 32-bit Single precision floating-point (type S)
- 64-bit Double precision floating-point (type D)

### 1. Numbers of the format: (-1)

is also important for NaNs.

*Table B-2 Value Wf Single or Double Floating-Point ForUat Encoding*

#### B 2.1.1 NorUalized and DenorUalized Numbers

For single and double forUats, each representable Vonzero numerical value has just WVe encoding; numbers are kept in VorUalized forU. The higP-order bit Wf the  $p$ -bit Uantissa, which lies t3.the left Wf the binary point, is “hidden”, and Vot recorded in the fraction field. The encoding rules permit the value of this bit to be determined by looking at the value Wf the exponent. When the unbiased expoVent is in the range  $E_{min}$  t3  $E_{Uax}$


computation. A correctly signed result is generated as the default result in division by

int




There are separate 32-bit and 64-bit wide register models. MIPS I defines the 32-bit wide register model. MIPS III defines the 64-bit model. To support programs for earlier architecture definitions, processors providing the 64-bit MIPS III register

B 3.1 Organization



#0


1



### B 3.3 Formatted Operand Layout



**Figure B-12 MIPS I - FPU ContrWl and Status Register (FCSR)**



FS	Flush tW Zero. When FS is set, denormalQzed results are flushed tW zero
----	---




## B 4 Values in FP Registers

Unlike the CPU, the FPU does not interpret the binary encoding of source operands or produce a binary encoding of results for every operation. The value held in a floating-point operand register (FPR) has a format, or type and it may only be used by instructions that operate on that format. The format of a value is either *uninterpreted*, *unknown* or one of the valid Vmenc formats: single and double floating-point and word and long fixed-point. The way that the formatted value in an FPR is set and changed is summarized in the state diagram in Figure B-15 and is discussed below.

The value in an FPR is always set when a value is written to the register. When a data transfer instruction writes binary data into an FPR (a load), the FPR gets a binary value that is *uninterpreted*. A computational or FP register move instruction that produces a result of type *fnt* puts a value of type *fnt* into the result register.

uninterpreted



: ExaUpTe formats  
LWad: DestiVation WFLWC1, LDC1, MTC1, or DMTC1 instructions.  
Store: SWave operand of a Upwation instruction, existing format.



There are five types of exceptions that shall be signaled when detected. The signal entails setting a status flag, taking a trap, or possibly doing both. With each exception should be associated a trap under user control,

The functions implemented in the MIPS FPU architecture with the cause, enable, and flag fields of the control and status registers. The flag bits implement IEEE exception status flags, and the cause and enable bits control exception trapping. Each field has a bit for

There may be two exception modes for the FPU, precise and imprecise, and the operation of the FPU when exception conditions arise depends on the exception mode that is currently selected.



Normally an IEEE arithmetic operation can cause only one exception condition; the only case in which two exceptions can occur at the same time are inexact with overflow and inexact with underflow.

At the program's direction, an IEEE exception condition either cause a trap or not. The IEEE standard specifies the result to be delivered in case the exception is not enabled and no trap is taken. The MIPS architecture supplies these results whenever the exception condition does not result in a precise trap (i.e. no trap or an imprecise trap). The default action taken depends on the type of exception condition, and in the case of the overflow, the current rounding mode. The default result is mentioned in each description and summarized in Table B-4.

**Table B-4** Default Result for IEEE Exceptions Not Trapped Precisely

V	Supply a quiet NaN.
Operation	
Z	Supply properly signed infinity.
Zero	
U	Underflow: Supply a rounded result.
I	Inexact: Supply a rounded result. If caused by an overflow without the overflow trap enabled, supply the overflowed result.
O	Overflow: Depends on the rounding mode as shown below
0 (RN)	Supply an infinity with the sign of the intermediate result.
1 (RZ)	Supply the format's largest finite number with the sign of the intermediate result.
2 (RP)	For positive overflow values, supply positive infinity. For negative

#### B 5.3.1 Invalid Operation exception

The invalid operation exception is signaled if one or both of the operands are invalid for the operation to be performed. The result, when the exception condition occurs without a precise trap, is a quiet NaN. The invalid operations are:

- (One or both operands is a signaling NaN (except for the non-arithmetic))
- Conversion of a floating-point number to a fixed-point format when an overflow, or operand value of infinity or NaN, precludes a faithful representation in that format.

~~Figure 10.13. The IEEE standard specifies that “tininess” may be detected either: “after~~  
~~unbounded would be strictly between  $\pm 2$~~   
~~the IEEE standard specifies that “tininess” may be detected either: “after~~  
~~unbounded would be strictly between  $\pm 2$~~

$E_{min}$   
 non-zero result computed as though both the exponent range and the precision  
 $\pm 2$   
 specifies that tininess is detected after rounding.  
 The IEEE standard specifies that loss of accuracy may be detected as either  
 “denormalization loss” (when the delivered result differs from what would have  
 exponent range and precision were unbounded). The MIPS architecture specifies  
 that loss of accuracy is determined as inexact result.  
 zero, denormalized, on  $\pm 2^{E_{min}}$ . When the FCSR  
 of accuracy.

### B 5.3. Inexact exception

If the rounded result of an operation is not exact or if it overflows without an overflow trap, then the Inexact exception is signaled.

#### B 5.3.6 Unimplemented Operation exception

This MIPS defined (MIPS-IEEE) exception is to provide software emulation support. The architecture is designed to permit a combination of hardware and software to fully implement the architecture. Operations that are not fully supported on hardware cause an Unimplemented Operation exception so that software may perform the operation. There is no enable bit for this condition; it always causes a trap. After the appropriate emulation or other operation is done on a software exception handler, the original instruction stream can be continued.

## B 6 Functional Instruction Groups 7.5 The FPU has two separate register sets: co

The supported transfer operations are:

All coprocessor loads and stores operate on naturally-aligned data items. An attempt to load or store to an address that is not naturally aligned for the data item will cause an Address Error exception. Regardless of byte-numbering order

- ↔ memory (word/doubleword load/store)
- FPU general reg ↔
- ↔



B 6.2 Arithmetic Instructions

The arithmetic instructions operate on floating-point data values. The result of most floating-point arithmetic operations meets the IEEE standard specification for accuracy; a result which is identical to an infinite-precision result rounded to the specified format, using the current rounding mode. The rounded result differs from the exact result by less than one unit in the least-significant place (ulp).

Table B-8 FPU IEEE Arithmetic Operations

Mnemonic	Description	Defined in
ADD.fmt	Floating-Point Add	MIPS I
SUB.fmt	Floating-Point Subtract	I
MUL.fmt	Floating-Point Multiply	I
DIV.fmt	Floating-Point Divide	I
ABS.fmt	Floating-Point Absolute Value	I
NEG.fmt	Floating-Point Negate	I

Two operations, Reciprocal Approximation (RECIP) and Reciprocal Square Root Approximation (RSQRT), may be less accurate than the IEEE specification. The result of RECIP differs from the exact reciprocal by no more than one ulp. The result of RSQRT differs by no more than two ulp. Within these error limits, the result of these instructions is implementation specific.

Table B-9 FPU Approximate Arithmetic Operations

There are four compound-operation instructions that perform variations of multiply-accumulate: multiply two operands and accumulate to a third operand to produce a result. The accuracy of the result depends which of two alternative arithmetic models is used for the computation. The unrounded model is more accurate than a pair of IEEE operations and the rounded model meets the IEEE specification.

Table B-10 FPU Multiply-Accumulate Arithmetic Operations





## B 6.4 Formatted Operand Value Move Instructions

- Unconditional Uove
- Conditional Uove that tests an FPU conditioŸde
- Conditional Uove that tests a CPU general register value against zerW

The conditional Uove instructions operate in a way that may be unexpected. They  
specifQed in the instruction. If the destination register does nWt contain an operand  
b e undefQned. There is Uore information in



Table B-18 FPU Operand FWrmat Fieldfmt, fmt3) Decoding



## B 10 Individual FPU Instruction Descriptions

The FP instructions are described in alphabetic order. See Description of an Instruction on page A-15 for a description of the information in each instruction description.




















































































I







|
















































ForUat:       SUB.S fd, fs, ft  
              SUB.D fd, fs, ft  
Purpose:       To subtract FP values.

MIPS I

Restrictions:  
    The fields *fs*,










## B.11 FPU Instruction ForUats

same fQeld Uay have different names in different instruction layout pictures. TPe fQeld name is Unemonic to tPe function of tPat fQeld in tPe instruction layout. TPe







*BC*            Branch Conditional instruction subcode (op=COP1)  
*base*        CPU register: base address for address calculations  
*COP1*       Coprocessor 1 primary opcode value in op field.  
*COP1X*



### B 12.1.2 COP1X Instruction Class

The opcode = *COP1X* instruction class encodes the indexed load/store instructions, the indexed prefetch, and the multiply accumulate instructions. The class is further defined, and the instructions fully specified, by examining the function

### B 12.2 Instruction Subsets of MIPS III and MIPS IV Processors.

MIPS III processors, such as the R4000, R4200, R4300, R4400, and R4600, have a processor mode in which only the MIPS II instructions are valid. The MIPS II encoding table describes the MIPS II-on-Ty mode. MIPS IV processors, such as the R8000 and R10000, have processor modes in which the MIPS II-on-Ty mode. The MIPS III encoding table describes the MIPS III-on-Ty mode.



Instructions encoded by tPe function    field wPen opcode=*COP1* and fmt = *S, D*, or *W*

encoding wPen fmt = $D$		31		26		21		0	
		opcode = $COP1$		fmt = $D$				functQon	
functi on	bits	bits 2..0							
	bits	0	1	2	3	4	5	6	7
5.3	000	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	*	ABS	MOV	NEG
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	CVT.S	*	*	*	CVT.W	*	*	*
101	*	*	*	*	*	*	*	*	
6110	C.F $\alpha$	C.UN $\alpha$	C.EQ $\alpha$	C.UEQ $\alpha$	C.OLCV3(T)TJ/F6 1 Tf7 0 0 7 364.96 305.47 Tm( a)Tj/				



*Table B-24 FPU(CP1) Instruction Encoding - MIPS II Architecture*  
 Instructions encoded by the opcode field.

opcode  
 bits 28..26





encoding when  
fmt = W

function		bits 2..0							
bits 5..3		0	1	2	3	4	5	6	7
		000	001	010	011	100	101	110	111
0	000	*	*	*	*	*	*	*	*
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	CVT.S	CVT.D	*	*	*	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

Wpcod									
e	bits 28..26								
	bits	0	1	2	3	4	5	6	7
	31..29	000001010		011	100101	110	111		
	0 000								
	1 001								
	<del>EOB</del> 10								
	c								

*Table B-25 (cont.) FPU (CP1) Instruction Encoding - MIPS III Architecture*  
Instructions encoded by the function field when opcode=*COP1*



Table B-26 FPU (CP1) Instruction Encoding - MIPS IV Architecture


Instructions encoded by the opcode field.

opcode	bits	bits 28..26	0	1	2	3	4	5	6	7				
	31..29		000	001	010	011	100	101	110	111				
0	000	SPECIAL $\delta, \beta$												
1	001													
2	010	COP1 $\delta$			COP1X $\delta, T$		$\chi$							
3	011													
4	100													
5	101													
6	110	LWC1			LDC1									
7	111	SWC1			SDC1									

Instructions encoded by the fmt field when opcode=COP1.

fmt	bits	bits 23..21	0	1	2	3	4	5	6	7
	25..24		000	001	010	011	100	101	110	111
0	00	MFC1	DMFC1	CFC1	*	MTC1	DMTC1	CTC1	*	*
1	01	BC $\delta$	*	*	*	*	*	*	*	*
2	10	S $\delta$	D $\delta$	*	*	W $\delta$	L	*	*	*
3	11	*	*	*	*	*	*	*	*	*

Instructions encoded by the nd a00 tf fields when opcode=COP1 a0d fmt=BC.






functi	on	bits 2..0
	bits	0
	5..3	000
0	000	*
1	001	*
2	010	*
3	011	*
4	100	CVT.5
5	101	*
6	110	*
7	111	*

31	26	25	21	
opcode = <i>COP1</i>		fmt = <i>W, L</i>		function

functi on		bits 2..0								
bits 5..3		0	1	2	3	4	5	6	7	
		000	001	010	011	100	101	110	111	
0	000	*	*	*	*	*	*	*	*	
1	001	*	*	*	*	*	*	*	*	
2	010	*	*	*	*	*	*	*	*	
3	011	*	*	*	*	*	*	*	*	
4	100	CVT.S	CVT.D	*	*	*	*	*	*	
5	101	*	*	*	*	*	*	*	*	
6	110	*	*	*	*	*	*	*	*	
7	111	*	*	*	*	*	*	*	*	

Instructions encoded by the function field when opcode=*COP1X*.

[illegible]



Instruction class encoded by the function `SPRCL` when opcode=

function	bits 2..0	bits 5..3	0	1	2	3	4	5	*	7
			000001010	011	100101	110	111			
0	000			<i>MOVCI</i>						

Instructions encoded by the `tf` field when opcode =

Table B-2+ ArchQtecture Level In WhQch FPU Instructions are Defined Wr Extended.

TPe archQtecture level in whQch each MIPS IVencoding was defined is indicated by a subscript 1, 2, 3, Wr 4 (fWr archQtecture level I, II, III, Wr IV). Iflnsn instruction Wr instruction class was later extended, tPe extending level is indicated after tPe defining level.

Instructions encoded by tPe opcode field.

Wpcod e		ArchQtecture level is shWwn by a subscript 1, 2, III, Wr 4.							
bQts 28..26		0	1	2	3	4	5	6	7
31..29		000	001	010	011 100	101	110	111	
COPIX	0 000	SPECIAL 4							
	1 001								
	2 010	COP1 1,2,3,4 4							
	3 011	χ							
	4 100								
	5 101								
	6 110	LWC1 1 LDC1 2							
	7 111	SWC1 1 SDC1 2							

Instructions encoded by tPe fUt field when Wpcode≠COP1.

fUt		ArchQtecture level is shWwn by a subscript 1, 2, 3, Wr 4.							
bQts 23..21		0	1	2	3	4	5	6	7
25..24		000	001	010	011 100	101 110	111		
0 00	MFC1 1	DMFC1 3	CFC1	*					



encode when  
 function = W or L

function		Architecture level Qs shown by a subscript 1, 2, 3, or 4							
bits	bits 2..0	0	1	2	3	4	5	6	7
5..3	000	001	010	011	100	101	110	111	
0	000	* 1	* 1	* 1	* 1	* 1	* 1	1	* 1
1	001	* 1	* 1	* 1	* 1	* 1	*	1	* 1
2	010	* 1	* 1	* 1	* 1	* 1	* 1	* 1	* 1
3	011	* 1	* 1	* 1	* 1	* 1	* 1	* 1	1
4	100	CVT.S <sub>1,3</sub>	CVT.D <sub>1,3</sub>	* 1	* 1	* 1	* 1	* 1	1
5	101	* 1	* 1	* 1	* 1	* 1	*	*	*
6	110	* 1	* 1	* 1	* 1	* 1	* 1	* 1	* 1
+	111	* 1	* 1	* 1	* 1	* 1	* 1	1	*


Table B-27 (cont.) Architecture Level (I-IV) In Which FPU Instructions are Defined or Extended

31		26		5		0
= COPIX				function		
5		NMADD.D <sub>5</sub>		* 5		* 5
				4		* 51 7 0 0 8 444.19 302.47 Tm(*)Tj6.4 0 0 6.4 449.8 300.47 Tm(51 7 0 0 8 88.11
opcode		25		21		t f
FPU Instruction Set		MIPS IV Instruction Set. Rev 3.2		B-115		





An instruction encoding is shown if the instruction is added or extended in this architecture revision. An instruction class, like COP1, is shown if the instruction class is added in this architecture revision.

Instructions encoded by the




Instructions encoded by the





encoding when  
fmt = W



function		bits 2..0							
bits		0	1	2	3	4	5	6	7
5..3		000	001	010	011	100	101	110	111
0	000								
1	001								
2	010								
3	011								
4	100								
5	101								
6	110								
7	111								



		000001010	011	100	101	110	111
0	000						
1	001						
2	010						
3	011						
4	100						
5	101						
6	110						
7	111						

Instructions encoded by the

		000	001	010	011	100	101	110	111
0	00		DMFC1				DMTC1		
1	01								
2	10								
3	11								

Instructions encoded by the

bit 1+ 1 BC1FL BC1TL

Table B-29 (cont.) FPU Instruction Encoding Changes - MIPS III Revision.

Instructions encoded by tPe function field wPen opcode=0 and fmt = S, D, or L.

encoding wPen  
fmt = S

functi on	bQts 2..0							
bQts 5..3	0	1	2	3	4	5	6	7
0	000	001	010	011	100	101	110	111
1	001	ROUND.L	TRUNC.L	CEIL.L	FLOOR.L			
2	010							
3	011							
4	100					CVT.L		
5	101							
6	110							
7	111							

encoding wPen  
fmt = D

functi on	bQts 2..0							
bQts 5..3	0	1	2	3	4	5	6	7
0	000	001	010	011	100	101	110	111
1	001	ROUND.L	TRUNC.L	CEIL.L	FLOOR.L			
2	010							
3	011							
4	100					CVT.L		
5	101							
6	110							
7	111							

encoding when  
fUt = *L*

Wpcode  
= *COP1*

fUt  
~~*L*~~

function

function	bQts 2..0	0	1	2	3	4	5	6	7
	bQts 5..3	000001010	011	100101	110	111			
0	000	*	*	*	*	*	*	*	*
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	CVT.S	CVT.D	*	*	*	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

Table B-30 FPU Instruction Encoding Changes - MIPS IV Revision.

An instruction encoding is shown if the instruction is added in this architecture revision. An instruction class, like COP1X, is shown if the instruction class is added in this architecture revision.

Instructions encoded by the opcode field.

opcode	bits 28..26							
bits 31..29	0	1	2	3	4	5	6	7
0 000	000	001	010	011	100	101	110	111
1 001								
2 010								
3 011								
4 100								
5 101								
6 110								
7 111								

COP1X 8

Instructions encoded by the fmt field when opcode=COP1.

fmt bits 23..21

bits

function	bQts 2..0								
on	bQts	0	1	2	3	4	5	*	7
	5..3								

Table B-30 (cont.) FPU Instruction Encoding Changes - MIPS IV Revision.

Instructions encoded by the function field when opcode=COP1X.

		function	bits 2..0							
		bits 5..30	1	2	3	4	5	6	7	
		000	001	010	011	100	101	110	111	
0	000	LWXC1	LDXC1	*	*	*	*	*	*	
1	001	SWXC1	SDXC1	*	*	*	*	*	PREFX	
2	010	*	*	*	*	*	*	*	*	
3	011	*	*	*	*	*	*	*	*	
4	100	MADD.S		*	*	*	*	*	*	
5	101	MSUB.S	MSUB.D	*	*	*	*	*	*	
*	6110	NMADD.S	NMADD.D	*	*	*				
*		*	*	*	*					

Instructions encoded by the tf field when opcode=COP1, SWrD, and function=MOVCF.


fmt  
= S, D

Instruction class encoded by the function field when opcode=SPECIAL.

		31	26						5	0
		opcode = SPECIAL								function
		function	bits 2..0							
		bits 5..30	1	2	3	4	5	6	+	
0	000	000001010	011	100	101	110	111			
		...	MOVCI							
		+	111560.8mt514.35 548.8 m151.22 548.8 B*514.35 536.8 m151[(536.8 B*514.35 524.8 m151.22 524.8 B*514.35 512.8 m151[(512.8mt514.35 500.8 m151.22 500.8 B*							

t bit 16 0 1These are the MOVE.fmt and MOVT.fmt instructions. They

Instructions encoded by the tf.nn.conv2d op =



```
function
MOVCI
```

This opcode is reserved for future use. An attempt to execute it causes either a Reserved Instruction exception or a Floating-Point Unimplemented Operation Exception. The exception is implementation specific.

The table shows 16 compare instructions with values named where “condition” is a comparison condition such as “EQ”. These encoding values are all documented in the instruction description titled

The SPECIAL instruction class was defined in MIPS I for CPU instructions. An FPU instruction was first added to the instruction class in MIPS IV.