| |
| META TOPICPARENT |
name="BibPortal" |
This portal provides links to various research papers on simultaneous multithreading. |
| | Helper Threading
- "Simultaneous Subordinate Microthreading (SSMT)". S. Chappell, J. Stark, S. Kim, S. Reinhardt, Y. Patt. Proceedings of the 26th annual international Symposium on Computer Architecture, ISCA 1999. (pdf
 )
|
|
>
> |
- "Speculative Data-Driven Multithreading". A. Roth, G. Sohi. Proceedings of the 7th International Symposium on High-Performance Computer Architecture , HPCA 2001. (pdf)
|
| |
- "Tolerating Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors". C. Luk. Proceedings of the 28th Annual International Symposium on Computer Architecture, ISCA 2001. (ps)
- "Speculative Precomputation: Long-range Prefetching of Delinquent Loads". J. Collins, H. Wang, D. Tullsen, C. Hughes, Y. Lee, D. Lavery, J. Shen. Proceedings of the 28th annual International Symposium on Computer Architecture, ISCA 2001. (pdf)
- "Speculative Precomputation: Exploring the Use of Multithreading for Latency". H. Wang, P. Wang, R. Weldon, S. Ettinger, H. Saito, M. Girkar, S. Liao, J. Shen. Intel Technology Journal, vol.3, issue 1, ITJ 2002. (pdf)
- "Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance". G. Dorai, D. Yeung. Proceedings of the 11th international conference on Parallel Architectures and Compilation Techniques, PACT 2002. (pdf)
|
|
>
> |
- "Slipstream Execution Mode for CMP-Based Multiprocessors". K. Ibrahim, G. Byrd, E. Rotenberg. Proceedings of the 9th IEEE International Symposium on High-Performance Computer Architecture, HPCA 2003. (pdf)
|
| |
- "Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors". D. Kim, J. Shen, S. Liao, P. Wang, J. Cuvillo, X. Tian, X. Zou, H. Wang, D. Yeung, M. Girkar. Proceedings of the international symposium on Code Generation and Optimization: feedback-directed and runtime optimization, CGO 2004. (pdf)
|
